T74LS175


QUAD D FLIP-FLOP

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERERD-POSITIVE EDGE TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


DESCRIPTION

The LSTTL/MSI T74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input reset all flip-flop, independent of the Clock or D inputs, when LOW.


The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families



PIN CONNECTION (top view)



LOGIC SYMBOL AND LOGIC DIAGRAM



TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t =	(t = n + 1) Note 1		
D	Q	<u>a</u>		
L	L	I		
H	Н	L		

Note 1 \cdot t = n + 1 indicates conditions after next clock.

PIN NAMES

D ₀ -D ₃	Data Input
CP	Clock (Active HIGH Going-Edge) Input
MR	Master Reset (Active LOW) Input
Q ₀ -Q ₃	True Outputs
\overline{Q}_0 - \overline{Q}_3	Complemented Outputs

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	– 0.5 to 7	V
VI	Input Voltage, Applied to Input	- 0.5 to 15	V
Vo	Output Voltage, Applied to Output	~ 0.5 to 10	V
I _I	Input Current, Into Inputs	- 30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Sup	ipply Voltage		Temperature
Fait Numbers	Min.	Тур.	Max.	remperature
T74LS175XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

FUNCTIONAL DESCRIPTION

The LS175 consist of four edge-triggered D flip-flops with individual inputs and \overline{Q} and $\overline{\overline{Q}}$ outputs. The Clock and Master Resret are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual \overline{Q} and $\overline{\overline{Q}}$ outputss to follow. A LOW input on the Master Reset (MR) will force all \overline{Q} outputs

LOW and $\overline{\mathbf{Q}}$ outputs HIGH indipendent of Clock or Data input.

The LS LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition		11-4
Syllibol		Min.	Typ. (*)	Max.	(note 1)		Unit
VIH	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Input		٧
VIL	Input LOW Voltage			0.8	Guaranteed input LOW Voltage for All Input		٧
VcD	Input Clamp Diode Voltage		- 0.65	- 1.5	V _{CC} = MIN, I _{IN} = -18 mA		٧
V _{OH}	Output HIGH Voltage	2.7	3.4		V _{CC} = MIN, I _{OH} = - 400 μA V _{IN} = V _{IH} or V _{IL} per Truth Table		٧
V_{OL}	Output LOW Voltage		0.25	0.4	I _{OL} = 4.0 mA	V _{CC} = MIN	٧
			0.35	0.5	I _{OL} = 8.0 mA	VIN = VIH or VIL per Truth Table	٧
l _{IH}	Input HIGH Current	•		20	V _{CC} = MAX, V _{IN} = 2.7 V		μА
	<u> </u>			0.1	$V_{CC} = MAX$, $V_{1N} = 7.0 \text{ V}$		mA
l _{1L}	Input LOW Current			- 0.4	$V_{CC} = MAX$, $V_{IN} = 0.4$ V		mA
los	Output Short Circuit Current (note 2)	- 20		- 100	V _{CC} = MAX, V _{OUT} = 0 V		mA
lcc	Power Supply Current		11	18	V _{CC} = MAX		mA

Notes: 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions

Not more than one output should be shorted at a time.
Typical values are at V_{CC} = 5.0 V, T_A = 25 °C

AC CHARACTERISTICS: TA = 25 °C

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Тур.	Max.	rest conditions	Ullits
t _{PLH} t _{PHL}	Propagation Delay, Clock to Outputs		13 16	25 25	Figures 1	ns
t _{PLH}	Propagation Delay, MR to Q Outputs		20	30	Figures 2	ns
t _{PLH}	Propagation Delay, MR to Q Outputs		20	30	Figures 2	ns
f _{MAX}	Maximum Input Clock Frequency	30	40		Figures 1	MHz

AC SET-UP REQUIREMENTS: TA = 25 °C

Symbol	Parameter	Limits			Test Conditions		Units
		Min.	Тур.	Max.	rest conditions		Utilis
tw(CP)	Clock Pulse Width	20			Figure 1		ns
t _s	Set-Up Time, Data to Clock	20			Figure 1		ns
th	Hold Time, Data to Clock (HIGH or LOW)	5			Figure 1		ns
t _{rec}	Recovery Time for MR	25			Figure 2		ns
tw(MR)	Minimum MR Pulse Width	20			Figure 2		ns

DEFINITION OF TERMS:

SET-UP TIME (t_s): is defined as the minimum time required for the corret logic level to be present at the logic input prior the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h): is defined as the minimum time following the clock transition from LOW to HIGH at which the logiclevel must be maintained at the input

in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be relased prior to the clock transitio from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}): is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

Figure 1: Clock to Output Delays, Clock Pulse Width, Frequency Set-up and Hold Times Data to Clock



^{*} The shaded areas indicate when the input is permitted to chang for predictable output performance

Figure 2: Master Reset to Output Delay, Master Reset Pulse Width and Master Reset Recovery Time

